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ABSTRACT 
In this paper, we describe a knowledge-based expert system 
that provides an approach to solve a problem requiring an expert 
with considerable domain expertise and facts about available 
digital hardware building blocks. To design digital hardware 
systems from their high level VHDL (Very High Speed Integrated 
Circuit Hardware Description Language) representation to their 
finished form, a special data representation is required. This 
data representation as well as the functioning of the overall 
system is described. 
1. INTRODUCTION 
Automatic hardware synthesis is important, because the com- 
plexity of integrated circuits has became as high as millions of 
transistors per device. Yet, the turn around time available for 
each design has become shorter and shorter due to competition. 
Design aids such as logic minimization tools, wire routers, 
simulation tools, and hardware synthesis systems have been 
developed; but they do not approach the efficiency of manual 
hardware design. Overviews of hardware synthesis systems can be 
found in [ 2 , 6 ] .  
The Department of Defense initiated the Very High Speed 
Integrated Circuit (VHSIC) Program to aid in the production of 
military integrated circuits [ 7 ] .  To create an integrated design 
tool taking the designer through all phases of development, 
testing and evaluation, the VHSIC Hardware Description Language 
(VHDL) was developed [ 8 , 9 ] .  Research in the area of developing an 
expert system which would function as an integrated design tool 
has been done at the University of Alabama in Huntsville (UAH) by 
Green [3] and Klon [ 4 ] .  Green designed the University of Alabama 
Hardware Expert Synthesis System (UHESS) which serves as a 
prototype design consultant in the selection of VHSIC chips. Klon 
investigated the issues concerning interfacing UHESS to VHDL. He 
extended Green's knowledge base representation data structure and 
named it a hologram, which was used to synthesize sample hardware 
designs. 
2 .  THE EXPERT SYSTEM 
To design digital hardware, first a VHDL source code is 
developed and input into the expert system. The expert system 
translates this source code into a hologram representation. The 
design library contains holograms of modules that have been 
designed earlier. These holograms can be at different levels of 
sophistication (detail). They may contain only one gate, a combi- 
This paper extends Klonls hologram representation. 
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national circuit, a complex circuit like a printer interface 
board, or a whole microcomputer. 
Once a hologram representation is given, the inference 
engine can begin to search the library for similar ones. The 
outcome of this search could be: a matching hologram found, a 
similar hologram or holograms are found, or a similar hologram 
does not exist. In each case the actions to be taken to define 
subholograms are described later in this paper. 
When hologram representations are defined for the subholog- 
rams, the procedure described above can be used recursively un- 
til, the top hologram description is decomposed into a tree with 
nodes of subholograms where the leaf node holograms can be 
found in the library. The phase just described is the requirement 
decomposition phase. The next phase is the synthesis. Here chil- 
dren nodes are synthesized to become the parent hologram. This 
process begins at the leaf nodes and propagates actual design 
constraints upward on the tree until the root node is reached. 
The difficulty lies in the fact that design uses nonmonoto- 
nic reasoning. The correctness of design assumptions can be 
verified only by exploring all consequences of the assumptions. 
Wrong assumptions can be taken during the analysis as well as the 
synthesis phase going from lower level nodes toward higher level 
subholograms. The source of incorrect decisions can be pinpointed 
and another design assumption has to be taken. All consequences 
of the previous incorrect decisions have to be traced and 
replaced with the consequences of the new decision. Therefore, 
the synthesis process can be described as a constant back and 
forth motion between analysis and synthesis, but eventually will 
end up at the root node. At that point the finished circuit 
design is output and incorporated into the library. Figure 1 
shows the digital circuit design process. 
Another difficulty is that in digital circuit design there 
is no one best design; there may be several equivalent good 
designs. There is a question wheather alternative designs are 
better. O r  if they are better, what is it that makes them better? 
There are several options a design could be optimized for. Number 
of components, cost, speed, size, heat generated, and long life 
are a few examples. To optimize a design to any of these 
requirements or any combination of them requires a different 
approach. This problem could be solved two ways: one is that the 
hardware synthesizer develops all alternatives with a nonde- 
terministic design approach; the other is that the physical 
device constraints are taken into account early on in the design. 
It is easily seen that the nondeterministic design approach 
would take many iterations, and in most cases would be ineffi- 
cient. Therefore, the purely top down design methodology can not 
be used, and a combination of top down and bottom up design 
methodology is needed. Some actual device constraints have to be 
taken into consideration at the design specification (VHDL code 
generation) phase. This implies that the way the specification is 
written in VHDL has a very large effect on the implementation. 

nals. Figure 2 shows an abbreviated hologram for an ALU. The 
hologram description contains a hologram name, type, port assig- 
nments, element (or submodule description), a netlist which shows 
how the elements are interconnected, and rules containing infor- 
mation on the use of the hologram. Figure 3 depicts the abbre- 
viated hologram structure for the ALU. 
The hologram representation holds advantages over pure pro- 
totype or pure semantic network representation. Comparison of two 
NAME: ALU 
TYPE: MODULE 





OUT: C, BUS 
LOCAL: Y, BUS 
ELEMENT ASSIGNMENTS: 
1, EIGHT BIT - ADDER 
3, TWOS - COMP 
2, SHIFTER 
A; ( L U ,  (2,2) 
B; (3,2) 
s; (2,3) 
CLK; (2,1), (3,l) 
COMP; (3,3) 
C; (1,3), (2,4) 






DESCRIPTOR: 8 ,  BIT 






NAME: EIGHT BIT - ADDER 
TYPE: MODULE ... 
NAME: SHIFTER 
TYPE: MODULE ... 
NAME: TWOS COMP 
TYPE: MODUZE ... 
Figure 2. Abbreviated hologram for  an ALU. [ 4 ]  
EIGHT BIT SHIFTER 
.... I( 
-MODULE RELATION uu - - SIGNAL RELATION . . 
Figure 3. Abbreviated hologram structure for an ALU. [4] 
100 
semantic nets is slow since the whole network has to be traver- 
sed. But new meanings can be easily created. Pure prototype 
representation does not facilitate easy creation of new meanings; 
but comparison is easy since only the root modules and signals 
need to be compared. The hologram provides mechanisms for both 
the dynamic creation of new meanings and easy comparison. 
To extend this work several designs were implemented from a 
hologram representation to a finished design. During these inves- 
tigations, properties of the hologram required for easy automatic 
synthesis were developed. For automatic hardware synthesis the 
hologram data structure has to facilitate easy decomposition, 
easy similarity assessment, and should be a vehicle for name 
unification. (Similar modules may have different port names, and 
the number of ports do not have to match.) To facilitate these 
requirements, the hologram should contain slots of information 
pertaining to the detailed functioning of the hologram and 
attribute slots for easy determination of similarity. 
3.1. Decomposition 
For easy automatic decomposition and name unification the 
function of the hologram should be in a special form. Consider 
the functioning of a digital circuit. Here, the inputs are tran- 
sformed to intermediate signals by a function, and these interme- 
diate signals are transformed to the next level of intermediate 
signals by another function, and so on until the output signals 
are generated. Consider the analogy between these functions and 
primitives of a language. Then a language comes to mind whose 
primitives are the functions of actual hardware devices. Let us 
call this language the Actual Device Language (ADL). If the 
function of a hologram can be expressed in this language, the 
hardware design is done, in theory (on a high level), because it 
does not take into consideration lower level design constraints 
(such as propagation delay, power supply requirement etc . . . ) .  
Each leaf node in the design tree is an Actual Design Primitive, 
each intermediate node is an aggregate of Actual Design Primi- 
tives having as many subfunctions as there are submodules. There- 
fore, each function definition at a higher level is expressed as 
a number of subfunctions, where the subfunctions have subfun- 
ctions and so on. 
In the decomposition or analysis phase, holograms are com- 
pared to library holograms, and if no matching (or similar) 
hologram is found, the hologram is simply decomposed to its 
subholograms. Figure 4 shows selected Actual Device Primitives, 
and Figure 5 depicts a hologram function which can be decomposed 
into subfunctions. As can be seen from the examples, the Actual 
Device Primitives are procedure-like and readable. Actual signal 
names take the place of ENABLE or INPUT1. 
3 . 2 .  Similarity Assesment 
The data model for the knowledge base is a hyper-semantic 
data model. An overview of traditional and semantic data models 
can be found in [SI. To compare holograms to library holograms 
each hologram contains slots for attributes. The collection of 
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a . ,  b u f f e r  
I N P U T  -- OUTPUT 
b . ,  two-to-one mul t ip l exe r  
I F  (ENABLE AND CLOCK) THEN INPUTl  -- STORE -* OUTPUT 
ELSE I F  (NOT ENABLE AND CLOCK) THEN INPUT2 --STORE --OUTPUT 
ELSE STORE -* OUTPUT 
c . ,  D-latch wi th  3 - s t a t e  ou tput  
I F  NOT OUT - CONT THEN I F  I N P  - EN THEN INPUT -+STORE --OUTPUT 
ELSE STORE -+ OUTPUT 
ELSE Z --OUTPUT 
F igure  4 .  Example Actual  Device P r i m i t i v e s  
FUNCTION: MULTIPLEXER WITH 3-STATE BUFFER 
FUNCTION 1. 
I F  (ENABLE AND CLK) THEN I N P U T l  -- STORE -+ OUTPUT1 
ELSE I F  (NOT ENABLE AND CLK) THEN INPUT2 -+STORE --OUTPUT1 
ELSE STORE -+ OUTPUT1 
I F  NOT OUTPUT2 - CONTROL THEN OUTPUT1 --OUTPUT2 
ELSE Z -4 OUTPUT2 
FUNCTION 2 .  
F igu re  5 .  Example f u n c t i o n  of  a s imple  module 
t h e s e  a t t r i b u t e  va lues  uniquely d e s c r i b e  t h e  hologram. Each 
hologram has a f u n c t i o n  a t t r i b u t e  ( k e y  a t t r i b u t e )  which w i l l  
p l a c e  i t  i n t o  a d e v i c e  c l a s s  ( adde r ,  ALU, p r o c e s s o r . . . ) .  The rest 
of  t h e  a t t r i b u t e s  a r e  d iv ided  i n t o  two c l a s s e s :  one,  t h e  primary 
a t t r i b u t e s  which a r e  a s s o c i a t e d  wi th  t h e  f u n c t i o n i n g  of t h e  
dev ice ,  and second, t h e  secondary a t t r i b u t e s  expres s  t h e  p h y s i c a l  
p r o p e r t i e s  o f  t h e  dev ice .  For example, f o r  an adder t h e  primary 
a t t r i b u t e s  would be:  number of b i t s ,  f u l l ,  ou tpu t  t y p e  ..., and 
secondary a t t r i b u t e s :  p ropagat ion  d e l a y ,  f a n i n ,  f a n o u t ,  power 
supply needed e tc .  
Each e n t i t y  c l a s s  has a r e s t r i c t e d  a t t r i b u t e  set  a s s o c i a t e d  
wi th  i t .  This  set is l a r g e  enough t h a t  d e v i c e s  can be unique.  
Also each  a t t r i b u t e  of  t h i s  set  has  a r e s t r i c t e d  domain which i s  
t h e  set o f  va lues  an a t t r i b u t e  can c o n t a i n .  Typing of t h e  a t t r i -  
bu te s  i s  enforced .  The a t t r i b u t e s  belong t o  t h e  enumerated d a t a  
type ,  and t h e i r  va lue  i s  the i r  o r d i n a l  va lue .  For each  c l a s s  of  
e n t i t i e s  each  a t t r i b u t e  is  a s s o c i a t e d  w i t h  a set of h e u r i s t i c s ,  
from t h i s  set a des igna ted  one w i l l  be used a t  t h e  e v a l u a t i o n  of  
t h e  s i m i l a r i t y  of t h e  a t t r i b u t e .  The knowledge/data schema f o r  
t h e  knowledge base  i s  shown i n  F igu re  6 .  Because t h e  knowledge 
base is very l a r g e ,  t h e  uniform handl ing  o f  knowledge and d a t a  is 
necessary  t o  ensu re  f l e x i b i l i t y  o f  des ign .  






"is c o n s t r a i n t  onii ENTITY - - - SUBCLASS 
( ALU ) 
f i r s t  
F i g u r e  
t h e  p r imary  
6 .  Abbrev ia t ed  
a t t r i b u t e s  a r e  
t h e  a t t r i b u t e  of t h e  c a n d i d a t e  
knowledge/data  schema 
p r o c e s s e d .  Based on t h e  v a l u e  o f  
d e v i c e  and on t h e  v a l u e  o f  t h e  
same t y p e  of a t t r i b u t e  o f  t h e  d e v i c e  t o  be matched,  and on t h e  
a s s o c i a t e d  h e u r i s t i c ,  a s c o r e  i s  g e n e r a t e d .  The s c o r e s  of t h e  
pr imary  a t t r i b u t e s  a r e  added t o g e t h e r  and a set of d e v i c e s  w i t h  
t h e  h i g h e s t  s c o r e  a r e  s e l e c t e d  f o r  f u r t h e r  p r o c e s s i n g .  The sum o f  
s c o r e s  f o r  t h e  secondary  a t t r i b u t e s  a r e  g e n e r a t e d  f o r  t h i s  set 
and added t o  t h e  sum o f  pr imary  s c o r e s .  The d e v i c e  w i t h  t h e  
h i g h e s t  compos i t e  s c o r e  is s e l e c t e d ,  and i t s  s i m i l a r i t y  t o  t h e  
d e v i c e  t o  be matched is g e n e r a t e d  comparing i t s  s c o r e  t o  t h e  
maximum a t t a i n a b l e  s c o r e .  S e l e c t i n g  a c t u a l  d e v i c e s  u s i n g  a t t r i -  
b u t e s  and s c o r e s  i s  shown i n  T a b l e  1. F i g u r e  7 d e p i c t s  a new 
hologram, which c o n t a i n s  a f u n c t i o n  d e f i n i t i o n  and a t t r i b u t e s .  
3 . 3 .  Name u n i f i c a t i o n  
For p o r t  name u n i f i c a t i o n  t h e r e  needs  t o  be a way t o  i d e n t i -  
f y  which names co r re spond  t o  each  o t h e r  i n  two holograms.  S imple  
p o s i t i o n a l  c o r r e s p o n d a n c e  can  be used  i n  p o r t  l i s ts  ( i f  t h e r e  i s  
103 
ATTR 8 0  8 2  
TO 
MATCH ATTRIBUTES ATTR SCORE ATTR SCORE 
FULL FULL FULL 1 FULL 1 
16 BIT NUMBER 1 0 . 0 6  2 0 . 1 2  
- NO OF COMP SINGL SINGL 
- EXTRA FUNC GATED 0 . 8  - 1 
SUM. 1 . 8 6  2.12 
1 8 3  8 3 , 2 8 3  
ATTR SCORE 
FULL 1 
4 0 , 2 5  
SINGL 
1 




ATTR - W R S  SN74LS83A SN7483A SN74LS283 
TO PRI 
MATCH ATTRIBUTES ATTR SCORE ATTR SCORE ATTR SCORE 
LS SERIES LS 1 - 0.9 LS 1 
1 FANIN 1 1 1 1 1 1 
10 FANOUT 5 0.9 5 0 . 9  5 0.9 
1 . 5  COST 1.6 0.9 1.7 0 . 8  1.4 1 
SUM 6.05 5 . 8 5  6 . 1 5  
FULL 1 
1 0 . 0 6  
DUAL 0 . 0 6  







5 . 8 5  
1.92 
Table 1 .  Example of selecting devices 
HOLOGRAM DESCRIPTION: ARITHMETIC LOGIC UNIT 
TYPE: MODULE 
KEY ATTRIBUTE: ALU 
BIT ATTRIBUTE : 8 
SERIES ATTRIBUTE: LS 
FUNCTION: 
NUMBER OF SUBFUNCTIONS: 3 
FUNCTION 1: 
FUNCTION : LEFT SHIFT ZERO FILL 
ATTRIBUTES : PO~ITIVE-EN,P~SITIVE - DGE -  TRIG,^ - STATE 
IF (S AND CLK) THEN LSZF(A) -+C 
FUNCTION 2: 
FUNCTION : TWOS COMP 
ATTRIBUTES : POSITIVE EN,POSITIVE EDGE - TRIG 
IF(COMP AND CLK) THEN-TCOMP(B) -+-Y 
FUNCTION 3 :  
FUNCTION : ADD 
ATTRIBUTES : POSITIVE EN,3 STATE 
IF COMP THEN ADD(A,Y)--+C- 




COMP, BIT . . .  
Figure 7. A new abbreviated hologram 
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a convention for port ordering), if the number of ports and their 
functions match. There is a harder problem if the number of ports 
and/or their functions do not match. Since each hologram has a 
function description generated from Actual Device Primitives, the 
two functions can be compared and names falling in the same 
position textually can be unified. 
4 .  A METHOD TO DEVELOP A ROOT LEVEL HOLOGRAM 
A method to translate a VHDL code to a hologram represen- 
tation without function definition and attributes has been deve- 
loped by Klon [ 4 ] .  To generate the function description of the 
hologram and the attribute set, an extension of the compiler is 
necessary. This extension of the compiler will recognize blocks 
of codes behaving as registers, adders, gates etc. An alternate 
method is to have device templates as standard components in 
VHDL which can be filled in at specification definition time. In 
both cases the attributes will be generated after the hologram 
function is defined. A method to develop chip level models in 
VHDL is described in [l]. 
5 .  ANALYSIS AND SYNTHESIS PHASE OF THE DESIGN 
In the analysis phase the root hologram or specification 
hologram is decomposed into a tree of modules which have additio- 
nal connections between them (i.e. signals). The modules corres- 
pond to the hierarchy of structural building blocks and the 
signals are the connections between them. 
When a matching hologram is found in the library, it means 
that the hologram's score attribute is equal to the highest 
attainable score. Then the hologram and the subtree attached to 
it are copied with some name unifications. When a similar holog- 
ram is found, then the attribute deficiencies are analyzed, and 
an apropriate action is taken to correct the deficiency. For 
example if a 16 bit D-latch is needed but the hologram selected 
only has 4 bits, then four subholograms w i l l  be created one f o r  
each device. If there is no way to correct the deficiencies, the 
hologram will be decomposed to its subfunctions and if there are 
no subfunctions the help of the designer is requested. 
Synthesis begins when the root hologram is decomposed, and 
all leaf nodes are actual devices. Physical device parameters are 
propagated upward to intermediate holograms until at the root 
node they are compared to the design requirements. If the design 
meets the requirements partially, then the source of the problem 
is, pinpointed and additional requirements are input to the 
system so as to explore alternative designs. 
Once a design is finished , several alternatives can be 
generated by changing the VHDL code or by adding additional 
restrictions. To see how a VHDL description can influence 
the implementation, consider the following. In VHDL several 
styles of hardware design are supported. These styles are the 
structural, data-flow, and behavioral styles of descriptions. 
Additionally in the data-flow design style, it is possible to 
have control logic and data inextricably woven together; or 
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separate, much like in a state-machine model. These descriptions 
are equivalent in contextual meaning or semantics. However they 
imply a different hardware implementation. 
6. CONCLUSIONS 
In this paper a way to design digital hardware automatically 
is described. First a VHDL code is developed which is translated 
to a data structure named hologram. This data structure is a 
combination of production rules, frames, and semantic networks. 
Rules facilitate the inclusion of knowledge particular to the 
hologram, frames help organize heterogenous data, and the seman- 
tic networks facilitate the dynamic creation of new designs. The 
hologram also contains attributes for easy comparison with 
knowledge base holograms. The decomposition and name unification 
of holograms is made possible by the function description of the 
hologram, which is written in a language whose primitives are 
the functions of actual hardware devices. This hologram is input 
to the analyzer and synthesizer of the expert system, which after 
several iterations produces a hardware design. If this design 
only partially meets the requirements, additional requirements 
are given and the process is repeated until a design which meets 
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